A physical defect will manifest itself as a logical fault. This fault may be static (e.g., shorts, breaks), dynamic (components out of speciļ¬cation, timing failures), or intermittent (environmental factors).
If you want to change selection, open document below and click on "Move attachment"
pdfs
- owner: wom - (no access) - Digital system design with SystemVerilog.pdf, p232
- owner: wom - (no access) - Digital system design with SystemVerilog.pdf, p232
- owner: wom - (no access) - Digital system design with SystemVerilog.pdf, p263
Summary
| status | not read | | reprioritisations | |
|---|
| last reprioritisation on | | | suggested re-reading day | |
|---|
| started reading on | | | finished reading on | |
|---|
Details