Many physical defects can be modeled as a circuit node being either stuck at 1 (s-a-1) or stuck at 0 (s-a-0).
If you want to change selection, open document below and click on "Move attachment"
pdfs
- owner: wom - (no access) - Digital system design with SystemVerilog.pdf, p233
- owner: wom - (no access) - Digital system design with SystemVerilog.pdf, p233
- owner: wom - (no access) - Digital system design with SystemVerilog.pdf, p264
Summary
status | not read | | reprioritisations | |
---|
last reprioritisation on | | | suggested re-reading day | |
---|
started reading on | | | finished reading on | |
---|
Details