RISC-V instructions:
- Encoded as 32-bit instruction words
- Small number of formats encoding operation code (opcode), register numbers, …
➜ 4 core instruction formats (R, I, S, U)
If you want to change selection, open document below and click on "Move attachment"
Summary
status | not read | | reprioritisations | |
---|
last reprioritisation on | | | suggested re-reading day | |
---|
started reading on | | | finished reading on | |
---|
Details